Abstract-The problem of general block placement in VLSI is the topic of this paper. Among the existing approaches to its solution we concentrate on the constructive one, where blocks are selected and located one at a time. Two of the main features of the constructive approach are its high computational efficiency and its ability to support both automatic and interactive placement.
I. INTRODUCTION 0 COPE WITH the problem of designing a chip such
T that some requirements on the electrical performance, total area, design duration and flexibility for changes, are met, an hierarchical methodology should be adopted. We call the building blocks at some level of the hierarchy son blocks, and the block created by combining son blocks together is called a father block. When performing the layout of a father block, we have to know only the total dimensions of its son blocks and how they communicate with each other. The layout procedure is in general very complicated and hence, is partitioned into two separate phases, placement and routing. An overview of various placement algorithms can be found in [6] and [ 
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placed block and a scheme for locating the selected block in the available area, optimizing some objective function. A major advantage of these algorithms is the considerably lower computational effort required to execute them, compared to that required by other placement methods, since they lead to simpler optimization problems. However, a global minimum is seldom achieved and it is possible to get stuck at a local minimum. Another important advantage of constructive placement algorithms is that they allow human intervention at any step of the algorithm, which suits an environment where the designer may wish to be involved in the layout process.
In the next section we review several well-known strategies for selecting the next block to be located, we then propose new ones and compare them. In Section I11 we propose a significant reduction in computations for optimal locations. Then, in Section IV we present objective functions for various metrics.
A layout package based on the theory presented in this paper was developed and is used in a real chip design environment [9] . It supports human intervention in the layout process, i.e., the selection and location of a block at any step can be accomplished either automatically or manually.
SELECTION STRATEGIES A N D THEIR EVALUATION
The placement problem can be stated as follows: given a collection of blocks with logical interconnections between them, find among all the feasible arrangements of blocks the "best" one. In order to find it, we must have some objective function that should reflect an estimate of the expected cost of routing which is performed once the placement is completed, and the total chip area used. A constructive placement algorithm attempts at each step to expand a partial configuration such that the increase of the objective function is minimal.
Given the geometry of the father block Bo and its b son blocks Bi, 1 I i I 6 , and the logical interconnections between their ports through several nets, the problem of the optimal placement of general blocks is to minimize a nonnegative real functionf(a,, We define a linkage I( Bk, B , ) between two blocks Bk and B, as the total sum of weights of nets that connect Bk and B,. Each net is a collection of ports located in various blocks, and weights are assigned to nets according to their relative significance (e.g., number of wires, required signal propagation speed, etc.). The following are strategies for the selection of the next block to be located.
Among all Bk E B" select the one for which C B I c B , I ( & , B , ) is maximized. This strategy tends to locate strongly connected blocks as close as possible, but it does not consider the utilization of the father block's area and often leads to a non-feasible configuration. As the placement proceeds, the free area becomes fragmented and placing large son blocks becomes more difficult. To avoid this problem, we may use the following strategy. In Section IV we propose another selection strategy which is motivated by a physical interpretation of the objective function.
Among all
Figs. 1-3 are three configurations obtained for an example of 16 blocks and 16 nets, employing the first three selection strategies. The cost appearing in the three figures is the weighted sum of the squared Euclidean distances between ports participating in the same net. For the example depicted in Figs. 1-3, the third strategy based on connectivity and area considerations yields the best result, while the second one which is based only on area considerations yields the worst result. The above mentioned cost does not consider the total area directly. It depends only on the length of the interconnections between blocks, which in turn may affect the area. Still, the example shows that blocks are placed tightly for all three strategies. Part of unoccupied inter-block area may be utilized in the routing phase that follows the placement and which demands the establishing of channels between blocks. However, if after channels are opened, there is still free area in the periphery, the frame of the father block can be contracted, thus reducing its total area.
Clearly, the order of preference among the various selection strategies may depend on the definition of the placement cost, the method used to locate the selected block and the specific example considered. We would like therefore, to have a more "objective" measure for comparing the effectiveness of various selection strategies, a measure that will be applicable to any definition of the placement cost. Given a problem, each selection strategy determines a sequence of blocks to be placed. We say that a sequence of blocks is feasible if its results in a feasible placement, that is, every selected block can be successfully located in its turn within the currently available area, using the given optimization algorithm. Consider now the space of all feasible sequences, each yielding some value of the placement cost. If we select at random a sequence from the above space, then the corresponding cost is a random variable with some probability density function. Fig. 4 is an histogram obtained by drawing a random sample of 2500 feasible sequences from the space imposed by the example of Figs. 1-3.
Let S be a selection strategy, and let Cs denote the cost of a complete placement achieved by using S . Let z denote the cost of a placement which is based on a random selection of blocks, and let g ( z ) denote its probability density function. Then, the average number of random place- ments (random feasible sequences) that must be performed to achieve a configuration that yields a cost lower than Figure 4 . This means for example, that under the above cost of placement and the algorithm to optimally locate the currently selected block, 1000 random selection sequences on the average, must be performed to achieve a cost lower than that obtained by the third strategy, compared to the first strategy where only 110 random selection sequences are required. These figures (i.e., 110, 1.2, and 1000) are more informative than the placement costs and they may serve as a better indication which strategy we should employ. An analytical expression for g(z) (when and if found) may even further improve our situation.
SIMPLIFICATION OF THE OPTIMIZATION PROBLEM
The location of a new block is restricted by the frame of the father block, the frame of already placed blocks and their position within the father block. These restrictions can make the minimization problem very difficult to solve. However, the rectangular shape of the blocks makes the solution feasible. Let us decompose the free area between the already placed blocks into smaller rectangles called prime free rectangles (PFR) which are the maximal rectangles contained in the free area. PFR's were defined in
[7] for describing rectilinear figures. In Fig. 5 abdc and efgc are prime, while hub is not. There is a finite number of PFR's. Obviously, for every valid location of a new block there exists at least one PFR containing that block. Therefore, it is suggested to solve the minimization problem for each PFR separately, and then select the solution that yields the lowest value of the objective function. Computationally this is much simpler than solving the optimization problem at once by constraining the currently located block not to overlap any already placed block.
In a similar way we can introduce external constraints on the location of blocks. For example, assume that we want to place the pads of a chip only after the internal placement has been completed. It is known however, that the pads will occupy the periphery. Therefore, this area must be reserved as long as placement of blocks continues. In the layout package that has been developed, the user may define two types of constraints: those that are common to all blocks, like the one mentioned above, and those that are defined only for a certain block. The latter are generally used to prevent a block from being located in certain areas. For instance, when we locate the microcode ROM in a CPU, it be desirable to have the flexibility of increasng the ROM area. This flexibility may be achieved by disallowing the placement of the ROM in the interior area of the CPU, leaving only the area in the periphery available for its location. Invoking such a ''local'' constraint, the interior area of the CPU is blocked, leaving only the area in the periphery available for the location of the microcode ROM.
When a new block is located, we attempt to find its optimal orientation and position in every PFR. Before solving the optimization problem, it is checked whether locating the block in the current orientation is feasible, otherwise the orientation is changed. Clearly, the total computation time is directly determined by the number of the PFR's, which is given in the following lemma. Lemma: Assuming that n blocks have already been placed, there are at most ( 1 / 2 ) n 2 + O ( n ) PFR's.
The proof is a trivial modification of a proof given in
[8], where the problem of finding the PFR's in a rectangle enclosing a set of n points is discussed. An O ( n 2 ) algorithm to generate all the PFR's is presented there, and it is also proved that the expected number of PFR's is O ( n log n ) .
IV. MINIMIZING THE OBJECTIVE FUNCTION To locate the selected block optimally, an objective function which reflects its contribution to the total placement cost must be determined. It may reflect the expected routing length, the utilization of the area or both, and it requires the representation of nets in some way. Many graph representations of nets are possible. Among them are the complete graph, shortest spanning tree, Steiner tree and others [4] , [13] .
In the following a net is represented by the complete graph connecting its ports, a representation which is sometimes used [2] [ 121. The edge length is measured in three different metrics: Squared Euclidean Distance (SED), Rectilinear Distance (RD) and Euclidean Distance (ED).' Let Bk denote the block to be located, and assume that the preliminary test for a feasible placement (in one of its eight possible orientations) within some PFR, has been successful. Let R denote the feasible rect-'The notion of a metric is adopted although SED does not satisfy the triangle inequality. 
Squared Euclidean Distance (SED) Metric
Our problem is:
where w i is the weight assigned to the net to whom the ith port belongs. Denoting ti = xi -U,, vi = yi -U ; results in Expression (4.3) has the following physical interpretation. If we look at every w, as the elasticity constant of a spring that connects the point (x,, y , ) with the point (x + u I , y + U , ) , then f is the potential energy of a system whose components are the already placed blocks and Bk. This energy is added to the system, and we search for an (x, y ) which minimizes this addition. This interpretation is related in some way to the directed forces algorithms for placing IC's on a PCB or standard blocks in a VLSI chip [ 113. A feasible PFR is identified with an empty slot on the PCB or an empty space in a row of standard blocks.
Equations ( 3) The sum Zy=,w,(b -4,) I 0, and x* = b solves the problem.
The value of y* is obtained in a similar way.
Before proceeding to the next objective function, let us give another interpretation to the SED cost which naturally leads to a new selection strategy. Assume that we have n nets N,, 1 5 j 5 n , each one has n, ports. Let (xi, y i ) be the position of a port that belongs to NJ within the father block, 1 5 k I n,. Then, the cost of a complete placement is given by
Define the "center of gravity" ( X J , 7,) of a net NJ to be Assigning a unit mass to every port, we can define the "moment of inertia" Z,, of NJ as
It can be shown that the minimization of (4.4) is equivalent to the minimization of the total sum of the moments of inertia of the nets, where every moment is weighted by the factor nJ wJ, namely, n SED cost = ,gI n,w,J.
(4.5)
From (4.5) we see that in order to minimize the SED cost, the ports must be concentrated around the center of gravity of the nets to whom they belong. This motivates a new strategy for selecting the next block to be placed, namely: select a block from B" such that nets with larger product of weight and cardinality (number of participating ports) are completed first.
Rectilinear Distance (RD) Metric
The function f(x, y ) is convex in R, but the program (4.10)-(4.11) cannot be solved analytically and some search technique is required. This search should not rely on the derivatives offsince they do not exist at the points ( t , , y ) f is continuous in R, but at the points ( E,, y ) and ( x , 7,) it is not differentiable. Consequently, the technique used in the SED case is not applicable here and another ap- 
Euclidean Distance (ED) Metric
The problem is: show that a "good" placement is "good" in all the three metrics. Table I shows some results of a 16 block and 16 net example. We see that even when optimization is done by using RD or ED metrics, the results obtained by using the SED metric are the best. Table I1 shows some results for random placements of the above example obtained by random sequence of block selection. We observe that the ratio between the RD and ED costs is almost constant. This ratio is 4 / l r and it can be explained as follows. Assume that every block is placed randomly. For every pair of ports which belong to the same net, the ratio between their RD and ED distance is I cos y I + I sin y 1, where y
Now, if we look at y as a random variable in [0, 2~1 , then the mean of 1 cos y 1 + 1 sin y 1 is given by
which is the observed ratio. Consider now the ratio between SED and RD costs. Let the net NJ have n, ports. Assuming a unit weight ( w , = 1 ) for every net, we can interpret a complete placement as a point in a 2 Cy=, nJ ( nJ -1 ) dimensional vector space. A component of that vector is ( x i -xj) or ( y i -yj), where ( x i , y i ) and (x:, y:) are the coordinates of two ports belonging to the same net NJ. In the above notations, the RD cost and the square root of the SED cost are the II and l2 norms, respectively. It is known that any two norms on a finite dimensional vector space are equivalent [ 3 ] . Hence, there exist two constants which bound the ratio between the RD cost and the square root of the SED cost from above and below. But unlike the case of RD and ED costs, these constants depend on the specific problem.
We have seen that the SED and RD minimization problems have an analytical solution whose evaluation is very fast. In contrast, the ED minimization problem necessitates the use of a search technique which might be time consuming. Since the above analysis shows that all three metrics are somehow "equivalent", we recommend to adopt either the SED or the RD objective function and reject the ED one.
V. CONCLUSIONS A N D FURTHER RESEARCH
The constructive approach to the placement of general blocks in VLSI has been discussed in this paper. Five se- --lection strategies were presented, three of which have been implemented in a placement package that was developed.
In an example we saw that a selection strategy which combines connectivity and area considerations, yields better final results than when either area or connectivity are considered alone. To determine which selection strategy is preferable in general, we established a probabilistic methodology allowing us, for a given objective function, to compare various selection strategies. This methodology can be further improved by deriving a law of distribution for the placement cost. We have also shown that the complexity of optimally placing a block in the fragmented available area can be significantly simplified by decomposing the area into prime free rectangles.
The major part of this paper is devoted to the analysis of objective functions based on various net metrics. The resulting optimization problems are convex programs whose global minima (for the cost contributed by the currently placed block, and not for the whole problem) are guaranteed and can be found by using very efficient computational schemes. It has been shown that the final results in all the metrics are highly correlated. Consequently, the squared Euclidean and the rectilinear metrics, which are computationally much simpler, are preferred.
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